Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Use Simple Place Delay Model By Default #2608

Merged
merged 47 commits into from
Jul 5, 2024
Merged

Use Simple Place Delay Model By Default #2608

merged 47 commits into from
Jul 5, 2024

Conversation

amin1377
Copy link
Contributor

In this PR, the default place delay mode is changed from delt (which runs the router for each dx and dy and stores the minimum cost across sample locations) to simple (which gets the minimum cost for each dx and dy from the information stored in the router lookahead).

@github-actions github-actions bot added VPR VPR FPGA Placement & Routing Tool lang-cpp C/C++ code labels Jun 12, 2024
@amin1377
Copy link
Contributor Author

VTR Large:
image

@amin1377
Copy link
Contributor Author

Titan:
screenshot_2024-06-06_092317

amin1377 added 23 commits June 18, 2024 09:11
@amin1377
Merge branch 'master' of https://github.com/verilog-to-routing/vtr-ve…
d06e436 
…rilog-to-routing into enable_simple_place_delay_matrix
@amin1377
[test] add pass_requirements.vpr_route_fixed_chan_width_small.txt
fb89115
@amin1377
[test] ass pass_requirements.vpr_route_min_chan_width_small.txt
136dd11
@amin1377
[test] add pass_requirements.vpr_route_relaxed_chan_width_small.txt
a9b2458
@amin1377
[test] add pass_requirements_chain_small.txt
8ce0a8d
@amin1377
[test] change pass requirement for nightly test 1 to small pass requi…
dd159ba 
…rements
@amin1377
[test] fix a few failures
2d8b826
@amin1377
[test] add pass_requirement_small
a52b88e
@amin1377
[test] update strong test
576ee76
@amin1377
[test] add small circuit timing
4abdcdc
@amin1377
[test] update nightly test 1 golden results
0957197
@amin1377
[test] update nightly test 1 odin golden results
967d3c7
@amin1377
[test] update nightly test3/odin
17d983b
@amin1377
[test] update nightly test 7
dc6cef2
@amin1377
[cli] set place delay model to delta if router lookahead is not of th…
a6afa55 
…e type map
@amin1377
[test] update basic golden results
65a188f
@amin1377
Merge branch 'master' of https://github.com/verilog-to-routing/vtr-ve…
89e2e29 
…rilog-to-routing into enable_simple_place_delay_matrix
@amin1377
[test] update nightly test 1 golden
abfba5d
@amin1377
[test] update nightly test 1 odin golden
bce6cc0
@amin1377
[test] update nightly test 3 odin golden
fb35cde
@amin1377
[test] update strong
685bcaa
@amin1377
[test] change seed number for strong_post_routing to 5
fe5f121
@amin1377
[test] update strong_odin
e07cc08
@amin1377 amin1377 mentioned this pull request Jun 20, 2024
Closed
@vaughnbetz
Copy link
Contributor

QoR data for Koios is actually for the placement refactoring ... ignore for this PR.

@vaughnbetz
Copy link
Contributor

@amin1377 : is this good to merge (still a few CI failures)? @nedsels will benefit from the larger QoR tolerances in another PR.

@github-actions github-actions bot added the lang-python Python code label Jun 26, 2024
amin1377 added 14 commits June 26, 2024 19:17
@amin1377
Merge branch 'master' of https://github.com/verilog-to-routing/vtr-ve…
33ee602 
…rilog-to-routing into enable_simple_place_delay_matrix
@amin1377
[debug] use orginal check val
6e5a814
@amin1377
[debug] print pass for failed tests
31b8261
@amin1377
Merge branch 'master' of https://github.com/verilog-to-routing/vtr-ve…
e4f6f4f 
…rilog-to-routing into enable_simple_place_delay_matrix
@amin1377
[ci] add status result to nightly test 1
74805b8
@amin1377
[ci] add status field to nightly_test1_odin
cb681d7
@amin1377
[ci] increase channel width for vpr_verify_rr_Graph
aa6623f
@amin1377
[ci] update nightly test2 odin golden
56a3b3d
@amin1377
[ci] update stron odin golden results
2bb270e
@amin1377
[ci] remove debugging messages from script
2596b4d
@amin1377
[ci] update basic golden result
a26bbbb
@amin1377
Merge branch 'master' of https://github.com/verilog-to-routing/vtr-ve…
c276183 
…rilog-to-routing into enable_simple_place_delay_matrix
@amin1377
[ci] add vpr status to nightly test 1 golden res
1618ee3
@amin1377
[ci] add vpr status to power extend
1a6bb5e
@amin1377 amin1377 merged commit b00967c into master Jul 5, 2024
53 checks passed
@amin1377 amin1377 deleted the enable_simple_place_delay_matrix branch July 5, 2024 11:43
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
lang-cpp C/C++ code lang-python Python code VPR VPR FPGA Placement & Routing Tool
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@amin1377 @vaughnbetz