RISC-V
Unlike most other ISA designs, the RISC-V ISA is provided under open source licenses that do not require fees to use. A number of companies are offering or have announced RISC-V hardware, open source operating systems with RISC-V support are available and the instruction set is supported in several popular software toolchains.
Notable features of the RISC-V ISA include a load–store architecture, bit patterns to simplify the multiplexers in a CPU, IEEE 754 floating-point, a design that is architecturally neutral, and placing most-significant bits at a fixed location to speed sign extension. The instruction set is designed for a wide range of uses. The base instruction set has a fixed length of 32-bit naturally aligned instructions, and the ISA supports variable length extensions where each instruction could be an any number of 16-bit parcels in length. Subsets support small embedded systems, personal computers, supercomputers with vector processors, and warehouse-scale 19 inch rack-mounted parallel computers.
Here are 103 public repositories matching this topic...
A fully compliant RISC-V computer made inside the game Terraria
-
Updated
Jul 31, 2024 - Rust
oreboot is a fork of coreboot, with C removed, written in Rust.
-
Updated
Dec 9, 2024 - Rust
RISC-V Supervisor Binary Interface (RISC-V SBI) library in Rust; runs on M or HS mode; good support for embedded Rust ecosystem. For binary download see https://github.com/rustsbi/prototyper.
-
Updated
Dec 27, 2024 - Rust
RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).
-
Updated
May 29, 2024 - Rust
A Toolchain to make Build and Run eBPF programs easier
-
Updated
Sep 5, 2024 - Rust
CKB's vm, based on open source RISC-V ISA
-
Updated
Nov 28, 2024 - Rust
Reference implementation for the book "Writing a RISC-V Emulator in Rust".
-
Updated
Aug 11, 2022 - Rust
a game where you're given a potato and your job is to implement a firmware for it
-
Updated
Jan 7, 2025 - Rust
A lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V
-
Updated
Jan 5, 2025 - Rust
A kernel written in Rust
-
Updated
Dec 9, 2024 - Rust
Rust's hardware abstract layer (HAL) for K210 chip, a dual RV64GC SoC with hardware accelerated AI peripherals. Contributions welcomed!
-
Updated
Jan 10, 2024 - Rust