Unlike most other ISA designs, the RISC-V ISA is provided under open source licenses that do not require fees to use. A number of companies are offering or have announced RISC-V hardware, open source operating systems with RISC-V support are available and the instruction set is supported in several popular software toolchains.
Notable features of the RISC-V ISA include a load–store architecture, bit patterns to simplify the multiplexers in a CPU, IEEE 754 floating-point, a design that is architecturally neutral, and placing most-significant bits at a fixed location to speed sign extension. The instruction set is designed for a wide range of uses. The base instruction set has a fixed length of 32-bit naturally aligned instructions, and the ISA supports variable length extensions where each instruction could be an any number of 16-bit parcels in length. Subsets support small embedded systems, personal computers, supercomputers with vector processors, and warehouse-scale 19 inch rack-mounted parallel computers.
Your Gateway to Embedded Software Development Excellence 👽
A book about how to write OS kernels in Rust easily.
PlatformIO platform for CH32V RISC-V chips (CH32V003, CH32V103, CH32V20x, CH32V30x, CH32X035) and CH56x, CH57x, CH58x, CH59x
GD32V: development platform for PlatformIO
Kendryte K210: development platform for PlatformIO
TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
RISC-V Assembly code assembler package for Python.
Minimal assembler and ecosystem for bare-metal RISC-V development
Arm AArch64 to RISC-V Transpiler
✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
Shakti: development platform for PlatformIO
RiVer Core is an open source Python based RISC-V Core Verification framework.
Lichee Tang - A circuit board of RISC-V architecture http://tang.lichee.pro
RISC-V 32i Pipeline CPU and Assembler