pynq-z2

Here are 5 public repositories matching this topic...

SEM (Soft Error Mitigation) IP adapted for PYNQ-Z2

python zynq jupyter-notebook xilinx uart pynq pynq-hardware-overlay xilinx-fpga icap xilinx-vivado axi pynq-z1 pynq-z2 soft-error sem-ip

Complete collection of general resource of Pynq Z2

vivado getting-started pynq-z2

PYNQ-Z1/Z2 Compatible Python helper functions for AXI UARTLITE IP Core of Xilinx

python jupyter-notebook xilinx uart pynq pynq-hardware-overlay xilinx-vivado axi pynq-z1 xilinx-zynq pynq-z2

A digital safe designed in Vivado, which has a 4 digit decimal password, and is implemented on PYNQ-Z2 board and RPI-Logic board

This is a collection of some examples designed in the Vivado Design Suite.

jupyter hls amd xilinx vivado pynq axi-stream pynq-z2 axi-lite rfsoc4x2

Add a description, image, and links to the pynq-z2 topic page so that developers can more easily learn about it.

To associate your repository with the pynq-z2 topic, visit your repo's landing page and select "manage topics."