Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Deleted incorrect statement about ASR needed for all M and S mode CSRs #462

Merged
merged 5 commits into from
Dec 12, 2024
Merged

Deleted incorrect statement about ASR needed for all M and S mode CSRs #462

Changes from all commits
Commits
Show all changes
5 commits
Select commit Hold shift + click to select a range
219b513
Deleted incorrect statement about ASR needed for all M and S mode CSRs
francislaus Dec 5, 2024
266eca4
Updated Unprivileged CSR section
francislaus Dec 6, 2024
e1fb498
Integrate Tariq's first suggestion from 462 into src/riscv-integratio…
francislaus Dec 11, 2024
dffc48f
Integrate Tariq's second suggestion into src/riscv-integration.adoc
francislaus Dec 11, 2024
a215d7f
Adapted sentence for describing unprivileged CSRs
francislaus Dec 12, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
9 changes: 4 additions & 5 deletions src/riscv-integration.adoc
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -425,8 +425,7 @@ include::generated/csr_renamed_purecap_mode_u_table_body.adoc[]
=== Machine-Level CSRs

{cheri_base_ext_name} extends some M-mode CSRs to hold capabilities or
otherwise add new functions. <<pcc>> must grant <<asr_perm>> to access M-mode
CSRs regardless of the RISC-V privilege mode.
otherwise add new functions. <<asr-perm>> in the <<pcc>> is typically required for access.

[#mstatus,reftext="mstatus"]
==== Machine Status Registers (mstatus and mstatush)
Expand Down Expand Up @@ -832,8 +831,7 @@ CHERI violations have the following order in priority:
=== Supervisor-Level CSRs

{cheri_base_ext_name} extends some of the existing RISC-V CSRs to be able to
hold capabilities or with other new functions. <<pcc>> must grant <<asr_perm>>
to access S-mode CSRs regardless of the RISC-V privilege mode.
hold capabilities or with other new functions. <<asr-perm>> in the <<pcc>> is typically required for access.

[#stvec,reftext="stvec"]
==== Supervisor Trap Vector Base Address Register (stvec)
Expand Down Expand Up @@ -1051,7 +1049,8 @@ include::img/stval2reg.edn[]

=== Unprivileged CSRs

Unlike machine and supervisor level CSRs, {cheri_base_ext_name} does not require
In {cheri_base_ext_name}, the only register that requires <<asr_perm>> is <<utidc>>
(for updates but not for reads), and all other unprivileged CSRs do not require
<<pcc>> to grant <<asr_perm>> to access unprivileged CSRs.

=== CHERI Exception handling
Expand Down
Loading