Revert load instructions with reserved bits[14:12] = 111 #109
+29
−0
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
The RISC-V specifications indicate the following in section "1.5.1 Expanded Instruction-Length Encoding".
The encoding with bits [14:12] set to "111" is reserved for future longer instruction encodings.
Moreover, it states the following about reserved instructions.
However, the RISCV implementations (solidity, slow, fast) support the reserved LOAD instruction that has bits [14:12] set to "111" and will have the same behaviour than "011". The same applies for "100", "101 and "110". This reserved instruction should not be supported.
Raise an illegal-instruction exception instead of executing this reserved instruction for which behavior is unspecified.