FPGA-based TJDS SMVP accelerator implemented in Verilog.
Intended as final project for CDA5110 coursework.
Repo contents are just copy/pastes of the Vivado project folder.
The most important files are:
-
Notifications
You must be signed in to change notification settings - Fork 1
circletile/smvp_systolic_fpga
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
FPGA-based TJDS SMVP accelerator implemented in Verilog.
Resources
Stars
Watchers
Forks
Packages 0
No packages published