- 👋 Hi, I’m Vignesh Bharadwaj
- 👀 I’m interested in digital logic design, RTL design, computer architecture and digital VLSI design
- 🌱 I’m currently working in the VLSI industry
- 📫 You can reach me through my email: vicky089f@gmail.com or message me on linkedin: Vingesh Bharadwaj
Popular repositories Loading
-
IITH_Hackathon_Approximate_Multiplier
IITH_Hackathon_Approximate_Multiplier PublicDadda multiplier using half adders, full adders, and approximate 4:2 compressors
-
8_bit_Processor
8_bit_Processor PublicImplementation of a simple 8-bit processor in Verilog
Verilog 1
-
-
Assembler_RV32I
Assembler_RV32I PublicAn assembler written in python for the RV32I instruction set
Python 1
-
eSim_Marathon_6T_SRAM
eSim_Marathon_6T_SRAM PublicCircuit Design and Simulation Marathon using eSim
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.