target/hppa: Enable MTTCG

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
unkn0wncvm1 · Jan 31, 2018 · 7b93dab · 7b93dab
1 parent 95412a6
commit 7b93dab
Show file tree

Hide file tree

Showing 2 changed files with 7 additions and 0 deletions.
diff --git a/configure b/configure
@@ -6555,6 +6555,7 @@ case "$target_name" in
   cris)
   ;;
   hppa)
+    mttcg="yes"
   ;;
   lm32)
   ;;

diff --git a/target/hppa/cpu.h b/target/hppa/cpu.h
@@ -42,6 +42,12 @@
 #define TARGET_PHYS_ADDR_SPACE_BITS 32
 #endif
 
+/* PA-RISC 1.x processors have a strong memory model.  */
+/* ??? While we do not yet implement PA-RISC 2.0, those processors have
+   a weak memory model, but with TLB bits that force ordering on a per-page
+   basis.  It's probably easier to fall back to a strong memory model.  */
+#define TCG_GUEST_DEFAULT_MO        TCG_MO_ALL
+
 #define CPUArchState struct CPUHPPAState
 
 #include "exec/cpu-defs.h"
-Original file line number
+Diff line change
@@ Expand Up / @@ -6555,6 +6555,7 @@ case "$target_name" in @@
       cris)
       ;;
       hppa)
+        mttcg="yes"
       ;;
       lm32)
       ;;
@@ Expand Down @@