Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

FireSim 1.10.0 Bump + Barstools branch update #586

Merged
merged 1 commit into from
May 31, 2020
Merged

FireSim 1.10.0 Bump + Barstools branch update #586

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 2 additions & 1 deletion CHANGELOG.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -24,7 +24,7 @@ A more detailed account of everything included is included in the dev to master
* Add support for Hammer Sim (#512,#581,#580,#582)

### Changed
* Bump FireSim to version 1.10 (#574)
* Bump FireSim to version 1.10 (#574,#586)
* Bump BOOM to version 3.0 (#523, #574,#580)
* Bump Gemmini to version 0.3 (#575, #579)
* Bump SPEC17 workload (#504, #574)
Expand Down Expand Up @@ -52,6 +52,7 @@ A more detailed account of everything included is included in the dev to master
* Working IceNet + TestChipIP Unit Tests (#525)
* Don't initialize non-existent Midas submodule (#552)
* Verilator now supports +permissive similar to VCS (#565)
* Fix direction of IOCell OE (#586)

### Deprecated
* N/A
Expand Down
2 changes: 1 addition & 1 deletion sims/firesim
Open in desktop
Submodule firesim updated 29 files
+39 −17 .circleci/config.yml
+51 −0 CHANGELOG.md
+0 −4 deploy/sample-backup-configs/sample_config_build.ini
+6 −11 deploy/sample-backup-configs/sample_config_hwdb.ini
+1 −1 deploy/workloads/bw-test-config.ini
+1 −1 deploy/workloads/memcached-thread-imbalance-config.ini
+1 −1 deploy/workloads/ping-latency-config.ini
+1 −1 deploy/workloads/simperf-test-latency-config.ini
+1 −1 deploy/workloads/simperf-test-scale-config.ini
+1 −1 docs/Advanced-Usage/Debugging-in-Software/RTL-Simulation.rst
+1 −1 platforms/f1/aws-fpga
+2 −6 sim/build.sbt
+5 −2 sim/midas/src/main/scala/midas/Config.scala
+8 −2 sim/midas/src/main/scala/midas/passes/ExtractBridges.scala
+27 −0 sim/midas/src/main/scala/midas/passes/RemoveTrivialPartialConnects.scala
+1 −2 sim/midas/src/main/scala/midas/passes/SimulationMapping.scala
+11 −24 sim/midas/src/main/scala/midas/passes/fame/EmitAndWrapRAMModels.scala
+18 −12 sim/midas/src/main/scala/midas/passes/fame/ExtractModel.scala
+6 −1 sim/midas/src/main/scala/midas/passes/fame/FAMETransform.scala
+16 −3 sim/midas/src/main/scala/midas/passes/fame/LabelSRAMModels.scala
+6 −3 sim/midas/src/main/scala/midas/passes/fame/PromoteSubmodule.scala
+12 −0 sim/midas/src/main/scala/midas/passes/fame/RTLUtils.scala
+5 −8 sim/src/main/makefrag/fasedtests/Makefrag
+1 −1 sim/src/main/makefrag/firesim/Makefrag
+5 −8 sim/src/main/makefrag/midasexamples/Makefrag
+13 −1 sim/src/test/scala/fasedtests/FASEDTestSuite.scala
+53 −1 sim/src/test/scala/midasexamples/TutorialSuite.scala
+4 −0 sim/target-agnostic.mk
+1 −1 target-design/chipyard
2 changes: 1 addition & 1 deletion tools/barstools
Open in desktop
Submodule barstools updated 0 files