way to use xapp1052 with new version of PCIe IP core(AXI bus)
-
Updated
Apr 5, 2018 - Verilog
way to use xapp1052 with new version of PCIe IP core(AXI bus)
Add a description, image, and links to the xilinx-axi topic page so that developers can more easily learn about it.
To associate your repository with the xilinx-axi topic, visit your repo's landing page and select "manage topics."