#

uart-tx

Here is 1 public repository matching this topic...

MasterPlayer / axis_uart_bridge

FPGA implementation for UART interface for rx/tx data with support AXI-Stream protocol

fpga zynq xilinx uart systemverilog artix uart-tx axi-stream uart-rx

Updated Dec 2, 2021
SystemVerilog

Improve this page

Add a description, image, and links to the uart-tx topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the uart-tx topic, visit your repo's landing page and select "manage topics."