rv32im

Here are 2 public repositories matching this topic...

This is an RV32_IM riscv cpu core. Its a non-pipelined core with MULW instruction alone from M extension.

cpu risc-v rv32i rv32im

Attempt at building entirely from scratch a RISC-V SoC for self-education purposes.

Add a description, image, and links to the rv32im topic page so that developers can more easily learn about it.

To associate your repository with the rv32im topic, visit your repo's landing page and select "manage topics."