In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transfer Level (RTL) to the Graphical Data System (GDS)
-
Updated
Aug 19, 2024
#
rtltogds2
Here are 2 public repositories matching this topic...
RTL to GDS II flow for a custom "Oven FSM" ASIC design utilising Qflow, an Open Source Physical Design toolchain.
-
Updated
Aug 3, 2024 - Verilog
Improve this page
Add a description, image, and links to the rtltogds2 topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the rtltogds2 topic, visit your repo's landing page and select "manage topics."