A small, light weight, RISC CPU soft core
-
Updated
Nov 30, 2024 - Verilog
#
risc-cpu
Here are 3 public repositories matching this topic...
A 32-bit single cycle RISC CPU based on Harvard architecture with no cache or pipeline, by having very simple and reduced instruction set it can be used for educational purpose.
-
Updated
Jun 22, 2022 - Verilog
Improve this page
Add a description, image, and links to the risc-cpu topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the risc-cpu topic, visit your repo's landing page and select "manage topics."