FPGA design for Tang Nano board. SCARF SPI slave with block ram slave, pattern generator slave and two edge counter slaves.
-
Updated
Oct 23, 2022 - SystemVerilog
FPGA design for Tang Nano board. SCARF SPI slave with block ram slave, pattern generator slave and two edge counter slaves.
Add a description, image, and links to the pulse-detection topic page so that developers can more easily learn about it.
To associate your repository with the pulse-detection topic, visit your repo's landing page and select "manage topics."