Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

adds support for uart 4-wire mode operation and parity generation/checking #141

Merged
19 commits merged into from Apr 14, 2020
Merged

adds support for uart 4-wire mode operation and parity generation/checking #141

19 commits merged into from Apr 14, 2020

Conversation

ghost
Copy link

@ghost ghost commented Apr 14, 2020

close #110
to test

wit init workspaceuart -a git@github.com:kritikbhimani/block-spi-sifive::block-uart-sifive -a git@github.com:sifive/environment-example-sifive
cd workspaceuart/
wake --init .
wake -v -x 'runSimWith uartDUT VCS'

note: use your respective environment

kritik bhimani added 19 commits April 9, 2020 17:35
[uart] add support for uart hardware flow control RTS/CTS
3b03276
[uart] add support for parity generation/checking
c414643
[uart] add configuration register to enable/disable 4 wire operation
66590be
[uart] add better description of which bit state corresponds to odd/e…
708e788 
…ven parity
[uart] increase uart rx data count by 1 to correctly detect parity bit
16f11cf
[uart] generate interrupt on error in parity of data bits
69df7f5
[uart] add support for independently configurable parity on tx and rx
27b53d5 
 since it will be very rarely used it is added as a
 configuration time feature
[uart] check for parity bit only if parity enable register is set
0808da6
[uart] no extra stop bit if parity is disabled
83d86e8
[uart] better descriptive variable names
6566986
[uart] add support for data bits runtime configurable upto 9
e4ef7d4
[uart] add support for uart hardware flow control RTS/CTS
7a447af
[uart] add support for RS-485 mode by repurposing RTS pin
2676458
reinitialize and hold prescaler in tx incase cts_n goes high
7acdc6c
[uart] given any data written to TXDATA register now on it will consu…
428f5bf 
…me only configured databits for parity calculation

previously the assumption was to transmit 0x12 user will write 0x12 and not 0x112 in 8bit data mode
added comments
d71c334
cuts the unknown loop that the registers in the count/WideCounter reg…
3477232 
…isters go into
use correct signal to clear interrupt
b11657b
add fields to object model and use asBools instead of toBools
991387b
@ghost ghost mentioned this pull request Apr 14, 2020
Closed
@ghost ghost merged commit 9315e2c into sifive:master Apr 14, 2020
terpstra added a commit that referenced this pull request May 4, 2020
@terpstra
Timer: revert maxcmp change from 8 back to 4
284a80e 
This broke tests in a larger repository.
This changed came in PR #141, but do not seem necessary.
@terpstra terpstra mentioned this pull request May 4, 2020
Merged
terpstra added a commit that referenced this pull request May 4, 2020
@terpstra
Timer: revert maxcmp change from 8 back to 4 (#145)
3491418 
This broke tests in a larger repository.
This changed came in PR #141, but do not seem necessary.
This pull request was closed.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
0 participants