Skip to content

Latest commit

 

History

History
5 lines (3 loc) · 344 Bytes

README.md

File metadata and controls

5 lines (3 loc) · 344 Bytes

RISC-V Simulator

The goal of this computer assignment is to create a (simple) C/C++ simulator for a (simple) RISC-V CPU.

This project is part of the coursework for the course ECE M116C - Computer Systems Architecture offered in Fall 2022 as part of my MS in ECE at UCLA. Kindly go through the Problem Statement.pdf for more details.