-
Notifications
You must be signed in to change notification settings - Fork 50
SystemVerilog
brett hartshorn edited this page Feb 1, 2015
·
1 revision
The SystemVerilog backend lets you write software for FPGA devices, this for the most extreme and high performance applications.
note: this backend is in development and still highly experimental.
You need to install the Icarus Verilog compiler. https://github.com/steveicarus/iverilog
https://github.com/rusthon/Rusthon/blob/master/examples/hello_verilog.md https://github.com/rusthon/Rusthon/blob/master/examples/verilog.md