Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

More RISC-V instructions in core::arch #1271

Merged
merged 6 commits into from
Jan 5, 2022
Merged

More RISC-V instructions in core::arch #1271

Show file tree
Hide file tree
Changes from 4 commits
Commits
Show all changes
6 commits
Select commit Hold shift + click to select a range
5422ffd
riscv: more instruction intrinsics
luojia65 Dec 31, 2021
2a84e9a
riscv: hypervisor load and store instructions
luojia65 Jan 1, 2022
0c00e44
riscv: hypervisor extension fences
luojia65 Jan 1, 2022
ebe0141
riscv: adjust documents for virtual memory instructions
luojia65 Jan 1, 2022
d69b776
riscv: use name `riscv32` for 32-bit RISC-V architecture
luojia65 Jan 4, 2022
682558b
riscv: set correct options for asm macro uses
luojia65 Jan 5, 2022
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 2 additions & 0 deletions crates/core_arch/src/core_arch_docs.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -186,6 +186,7 @@ others at:
* [`arm`]
* [`aarch64`]
* [`riscv`]
* [`riscv64`]
* [`mips`]
* [`mips64`]
* [`powerpc`]
Expand All @@ -198,6 +199,7 @@ others at:
[`arm`]: arm/index.html
[`aarch64`]: aarch64/index.html
[`riscv`]: riscv/index.html
[`riscv64`]: riscv64/index.html
[`mips`]: mips/index.html
[`mips64`]: mips64/index.html
[`powerpc`]: powerpc/index.html
Expand Down
15 changes: 15 additions & 0 deletions crates/core_arch/src/mod.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -66,6 +66,17 @@ pub mod arch {
pub use crate::core_arch::riscv::*;
luojia65 marked this conversation as resolved.
Show resolved Hide resolved
}

/// Platform-specific intrinsics for the `riscv64` platform.
///
/// See the [module documentation](../index.html) for more details.
#[cfg(any(target_arch = "riscv64", doc))]
#[doc(cfg(any(target_arch = "riscv64")))]
#[unstable(feature = "stdsimd", issue = "27731")]
pub mod riscv64 {
pub use crate::core_arch::riscv::*;
pub use crate::core_arch::riscv64::*;
}

/// Platform-specific intrinsics for the `wasm32` platform.
///
/// This module provides intrinsics specific to the WebAssembly
Expand Down Expand Up @@ -266,6 +277,10 @@ mod arm;
#[doc(cfg(any(target_arch = "riscv32", target_arch = "riscv64")))]
mod riscv;

#[cfg(any(target_arch = "riscv64", doc))]
#[doc(cfg(any(target_arch = "riscv64")))]
mod riscv64;

#[cfg(any(target_family = "wasm", doc))]
#[doc(cfg(target_family = "wasm"))]
mod wasm32;
Expand Down
Loading