Skip to content
View miaochenlu's full-sized avatar
🧐
Focusing
🧐
Focusing

Highlights

  • Pro

Block or report miaochenlu

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
miaochenlu/README.md

Hi there I'm CacheL1ne

2025 Project Plans 🤔

  • GPGPU
  • TPU

Pinned Loading

  1. Gem5_tutorials Public

    19 2

  2. learn_prefetcher Public

    hardware & software prefetcher

    23 4

  3. NBDCache Public

    Forked from IntelLabs/riscv-vector

    Vector Acceleration IP core for RISC-V*

    Scala

  4. Pascal_Compiler Public

    C++ 1

  5. to_learn Public

    3

  6. SPEC06_memory_pattern Public

129 contributions in the last year

Contribution Graph
Day of Week April May June July August September October November December January February March
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Activity overview

Contributed to IntelLabs/riscv-vector, miaochenlu/to_learn, miaochenlu/M-GPGPU and 8 other repositories
Loading A graph representing miaochenlu's contributions from April 07, 2024 to April 11, 2025. The contributions are 88% commits, 12% pull requests, 0% issues, 0% code review.   Code review   Issues 12% Pull requests 88% Commits

Contribution activity

April 2025

Created 1 repository
1 contribution in private repositories Apr 9
Loading