Skip to content

Commit

Permalink
Improve diode settling TB, add drain noise in plot, add ammeters to m…
Browse files Browse the repository at this point in the history
…ake syntax of plots easier
  • Loading branch information
hpretl committed Nov 19, 2024
1 parent 86e59b3 commit 39f7aad
Show file tree
Hide file tree
Showing 2 changed files with 949 additions and 798 deletions.
73 changes: 36 additions & 37 deletions xschem/mosfet_diode_settling.sch
Original file line number Diff line number Diff line change
@@ -1,20 +1,20 @@
v {xschem version=3.4.5 file_version=1.2
v {xschem version=3.4.6RC file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
B 2 820 -690 1660 -450 {flags=graph
y1=0
B 2 860 -780 1700 -440 {flags=graph
y1=-2.3e-19
y2=2e-05
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=0
x2=2e-10
x2=3e-10
divx=5
subdivx=1
xlabmag=1.0
Expand All @@ -25,10 +25,11 @@ dataset=-1
unitx=1
logx=0
logy=0
color=4
node=i(@ibias[current])
color="4 7"
node="i(vibias)
i(vid)"
linewidth_mult=3}
B 2 820 -410 1660 -160 {flags=graph
B 2 860 -420 1700 -120 {flags=graph
y1=0
y2=0.61
ypos1=0
Expand All @@ -37,7 +38,7 @@ divy=5
subdivy=1
unity=1
x1=0
x2=2e-10
x2=3e-10
divx=5
subdivx=1
xlabmag=1.0
Expand All @@ -50,32 +51,29 @@ logx=0
logy=0

color=4
node=v_gs
node=v(v_gs)
linewidth_mult=3}
N 610 -340 610 -280 {
N 570 -340 570 -280 {
lab=GND}
N 380 -340 380 -280 {
N 340 -340 340 -280 {
lab=GND}
N 610 -370 680 -370 {
N 570 -370 640 -370 {
lab=GND}
N 680 -370 680 -280 {
N 640 -370 640 -280 {
lab=GND}
N 380 -640 610 -640 {
N 340 -680 570 -680 {
lab=v_dd}
N 610 -420 610 -400 {
lab=v_gs}
N 540 -370 570 -370 {
lab=v_gs}
N 540 -420 540 -370 {
N 500 -370 530 -370 {
lab=v_gs}
N 540 -420 610 -420 {
lab=v_gs}
N 380 -640 380 -400 {
lab=v_dd}
N 610 -640 610 -620 {
lab=v_dd}
N 610 -560 610 -420 {
N 500 -500 570 -500 {
lab=v_gs}
N 500 -500 500 -370 {lab=v_gs}
N 570 -420 570 -400 {lab=#net1}
N 570 -500 570 -480 {lab=v_gs}
N 570 -520 570 -500 {lab=v_gs}
N 570 -600 570 -580 {lab=#net2}
N 340 -680 340 -400 {lab=v_dd}
N 570 -680 570 -660 {lab=v_dd}
C {devices/code_shown.sym} 0 -100 0 0 {name=MODEL only_toplevel=true
format="tcleval( @value )"
value=".lib cornerMOSlv.lib mos_tt
Expand All @@ -86,17 +84,16 @@ value="
.control
option sparse
save all
save i(ibias)
tran 0.1p 200p
tran 0.1p 300p
write mosfet_diode_settling.raw
.endc
"}
C {devices/gnd.sym} 610 -280 0 0 {name=l1 lab=GND}
C {devices/vsource.sym} 380 -370 0 0 {name=Vdd value=1.5}
C {devices/gnd.sym} 380 -280 0 0 {name=l3 lab=GND}
C {devices/gnd.sym} 680 -280 0 0 {name=l4 lab=GND}
C {devices/gnd.sym} 570 -280 0 0 {name=l1 lab=GND}
C {devices/vsource.sym} 340 -370 0 0 {name=Vdd value=1.5}
C {devices/gnd.sym} 340 -280 0 0 {name=l3 lab=GND}
C {devices/gnd.sym} 640 -280 0 0 {name=l4 lab=GND}
C {devices/title.sym} 160 -30 0 0 {name=l5 author="Copyright 2024 Harald Pretl"}
C {sg13g2_pr/sg13_lv_nmos.sym} 590 -370 2 1 {name=M1
C {sg13g2_pr/sg13_lv_nmos.sym} 550 -370 2 1 {name=M1
l=0.13u
w=1u
ng=1
Expand All @@ -108,11 +105,13 @@ C {devices/launcher.sym} 380 -160 0 0 {name=h2
descr="simulate"
tclcommand="xschem save; xschem netlist; xschem simulate"
}
C {isource.sym} 610 -590 0 0 {name=Ibias value="dc 0 pwl(0 0 10p 0 11p 20u 70p 20u 71p 0)"}
C {lab_pin.sym} 540 -420 0 0 {name=p1 sig_type=std_logic lab=v_gs}
C {lab_pin.sym} 380 -640 0 0 {name=p2 sig_type=std_logic lab=v_dd}
C {isource.sym} 570 -630 0 0 {name=Ibias value="dc 0 pwl(0 0 10p 0 11p 20u 100p 20u 101p 0)"}
C {lab_pin.sym} 500 -370 0 0 {name=p1 sig_type=std_logic lab=v_gs}
C {lab_pin.sym} 340 -680 0 0 {name=p2 sig_type=std_logic lab=v_dd}
C {devices/launcher.sym} 620 -160 0 0 {name=h1
descr="load waves"
tclcommand="xschem raw_read $netlist_dir/mosfet_diode_settling.raw"
}
C {spice_probe.sym} 560 -420 0 0 {name=p3 attrs=""}
C {spice_probe.sym} 500 -500 0 0 {name=p3 attrs=""}
C {ammeter.sym} 570 -450 0 0 {name=Vid savecurrent=true spice_ignore=0}
C {ammeter.sym} 570 -550 0 0 {name=Vibias savecurrent=true spice_ignore=0}
Loading

0 comments on commit 39f7aad

Please sign in to comment.