Skip to content

Commit

Permalink
fix typo
Browse files Browse the repository at this point in the history
  • Loading branch information
B0WEN-HU committed Aug 21, 2019
1 parent 5208aad commit df80709
Showing 1 changed file with 2 additions and 2 deletions.
4 changes: 2 additions & 2 deletions python/qa_verilog_axi_ii.py
Original file line number Diff line number Diff line change
Expand Up @@ -46,7 +46,7 @@ def test_001_t (self):
result_data = dst.data()
print (expected_result)
print (result_data)
self.assertFloatTuplesAlmostEqual(expected_result, result_data, 9)
self.assertFloatTuplesAlmostEqual(expected_result, result_data, 12)

def test_002_t (self):
# set up fg
Expand All @@ -63,7 +63,7 @@ def test_002_t (self):
result_data = dst.data()
print (expected_result)
print (result_data)
self.assertFloatTuplesAlmostEqual(expected_result, result_data, 8)
self.assertFloatTuplesAlmostEqual(expected_result, result_data, 9)


if __name__ == '__main__':
Expand Down

0 comments on commit df80709

Please sign in to comment.