New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Add verilog parser #1462

Merged

rien merged 1 commit into main from feature/verilog

Apr 12, 2024

Member

rien commented Apr 12, 2024 •

edited

Loading

This PR adds official support for Verilog (https://en.wikipedia.org/wiki/Verilog).

Closes #1456


          Add verilog parser

ca0b949

rien added the enhancement label

rien merged commit dc96168 into main

26 checks passed

rien deleted the feature/verilog branch

April 12, 2024 15:11

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels