-
Notifications
You must be signed in to change notification settings - Fork 44
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Initial pass at Fuse Controller and Tl --> AXI replacement, pre build…
… cleanup
- Loading branch information
Anjana Parthasarathy
committed
Aug 6, 2024
1 parent
cb9d70c
commit c33f2f9
Showing
57 changed files
with
33,263 additions
and
0 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,20 @@ | ||
// Copyright lowRISC contributors (OpenTitan project). | ||
// Licensed under the Apache License, Version 2.0, see LICENSE for details. | ||
// SPDX-License-Identifier: Apache-2.0 | ||
|
||
// Convenience module for wrapping prim_and2 for use in blanking. | ||
// When en_i == 1 the input is fed through to the output. | ||
// When en_i == 0 the output is 0. | ||
module calipra_prim_blanker #( | ||
parameter int Width = 1 | ||
) ( | ||
input logic [Width-1:0] in_i, | ||
input logic en_i, | ||
output logic [Width-1:0] out_o | ||
); | ||
caliptra_prim_and2 #(.Width(Width)) u_blank_and ( | ||
.in0_i(in_i), | ||
.in1_i({Width{en_i}}), | ||
.out_o | ||
); | ||
endmodule |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,33 @@ | ||
--- | ||
provides: [fc_ctrl] | ||
schema_version: 2.4.0 | ||
requires: | ||
- caliptra_prim | ||
targets: | ||
tb: | ||
directories: | ||
files: | ||
rtl: | ||
directories: [$COMPILE_ROOT/rtl] | ||
files: | ||
- $COMPILE_ROOT/rtl/axi_adapter_sram.sv | ||
- $COMPILE_ROOT/rtl/axi_lc_gate.sv | ||
- $COMPILE_ROOT/rtl/axi_sram_byte.sv | ||
- $COMPILE_ROOT/rtl/caliptra_otp_ctrl_core_reg_top.sv | ||
- $COMPILE_ROOT/rtl/caliptra_otp_ctrl_prim_reg_top.sv | ||
- $COMPILE_ROOT/rtl/caliptra_otp_ctrl_reg_pkg.sv | ||
- $COMPILE_ROOT/rtl/otp_ctrl_axi_pkg.sv | ||
- $COMPILE_ROOT/rtl/otp_ctrl_dai.sv | ||
- $COMPILE_ROOT/rtl/otp_ctrl_ecc_reg.sv | ||
- $COMPILE_ROOT/rtl/otp_ctrl_kdi.sv | ||
- $COMPILE_ROOT/rtl/otp_ctrl_lci.sv | ||
- $COMPILE_ROOT/rtl/otp_ctrl_lfsr_timer.sv | ||
- $COMPILE_ROOT/rtl/otp_ctrl_part_buf.sv | ||
- $COMPILE_ROOT/rtl/otp_ctrl_part_pkg.sv | ||
- $COMPILE_ROOT/rtl/otp_ctrl_part_unbuf.sv | ||
- $COMPILE_ROOT/rtl/otp_ctrl_pkg.sv | ||
- $COMPILE_ROOT/rtl/otp_ctrl_scrmbl.sv | ||
- $COMPILE_ROOT/rtl/otp_ctrl.sv | ||
- $COMPILE_ROOT/rtl/otp_ctrl.sv_orig | ||
- $COMPILE_ROOT/rtl/otp_ctrl_token_const.sv | ||
- $COMPILE_ROOT/rtl/otp_ctrl_top.sv |
Oops, something went wrong.