Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[TIR] Fix cache_write bug with allocate const node #13792

Merged

Conversation

quic-sanirudh
Copy link
Contributor

@quic-sanirudh quic-sanirudh commented Jan 16, 2023

Applying cache_write, when there's a allocate_const node in the TIR causes the cache write block to be inserted at the incorrect location. This patch tries to fix that error.

Co-authored-by: Abhikrant Sharma abhikran-quic@quicinc.com

Applying `cache_write`, when there's a allocate_const node in the TIR
causes the cache write block to be inserted at the incorrect location.
This patch tries to fix that error.

Co-authored-by: Abhikrant Sharma <abhikran-quic@quicinc.com>
@quic-sanirudh quic-sanirudh force-pushed the fix_cache_write_bug_allocate_const branch from c677e5a to eaf4420 Compare January 16, 2023 15:52
@tvm-bot
Copy link
Collaborator

tvm-bot commented Jan 16, 2023

Thanks for contributing to TVM! Please refer to the contributing guidelines https://tvm.apache.org/docs/contribute/ for useful information and tips. Please request code reviews from Reviewers by @-ing them in a comment.

Generated by tvm-bot

@quic-sanirudh
Copy link
Contributor Author

@Hzfengsy @masahi Could you please help review this

Copy link
Member

@Hzfengsy Hzfengsy left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM

@masahi masahi merged commit 38a9abb into apache:main Jan 16, 2023
@quic-sanirudh quic-sanirudh deleted the fix_cache_write_bug_allocate_const branch January 17, 2023 04:16
fzi-peccia pushed a commit to fzi-peccia/tvm that referenced this pull request Mar 27, 2023
Applying `cache_write`, when there's a allocate_const node in the TIR
causes the cache write block to be inserted at the incorrect location.
This patch tries to fix that error.

Co-authored-by: Abhikrant Sharma <abhikran-quic@quicinc.com>

Co-authored-by: Abhikrant Sharma <abhikran-quic@quicinc.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

4 participants