Set SPI CLK pin pull up/down in SPI Configure based on SPI polarity config #6067
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
If the SPI CLK polarity is set to 1, then a pull up resistor is required to keep the CLK signal high when the CLK goes to tri-state during idle periods. The pull up resistor could be external, but if your board is hard to modify, then setting the internal pull up resistor on the SPI CLK pin is useful. As the SPI CLK pin gets set up as a busio it becomes marked as "in use" and you can't manually set it to a pull up/down using digitalio, so the pull up/down should be set on spi configure.