Skip to content

Commit

Permalink
update arch.png
Browse files Browse the repository at this point in the history
  • Loading branch information
LoveLonelyTime committed Feb 8, 2024
1 parent f89caf5 commit 19dec37
Show file tree
Hide file tree
Showing 2 changed files with 2 additions and 0 deletions.
2 changes: 2 additions & 0 deletions README.md
Original file line number Diff line number Diff line change
Expand Up @@ -24,6 +24,8 @@ The Bergamot is a simple superscalar RV32GC RISC-V core written in the [Chisel](
Its predecessor is the [LLTRISCV](https://github.com/LoveLonelyTime/LLTRISC-V) (5-stage pipeline RV32I RISC-V core).
This project aims to develop a relatively simple and high-performance general-purpose RISC-V superscalar processor design, which can be used for teaching and research.

![Arch](doc/arch.png)

### Instruction fetch

Bergamot can concatenate two instruction-cache lines at a time, which enables C extensions.
Expand Down
Binary file added doc/arch.png
Loading
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.

0 comments on commit 19dec37

Please sign in to comment.