Skip to content

USB-PD interface in FPGA logic with minimal external hardware.

License

Notifications You must be signed in to change notification settings

LoialOtter/FPGA-USB-PD

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

3 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

This is a minimal (read cheap to implement) USB-PD core.

The aim is to make a CC pin protocol interface using a level converter chip with tristate output, a couple IO inputs and, optionally, a ramp ADC to read voltages.

About

USB-PD interface in FPGA logic with minimal external hardware.

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published