Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

EXT JTAG+UART #24

Merged
merged 5 commits into from
Aug 29, 2024
Merged

EXT JTAG+UART #24

merged 5 commits into from
Aug 29, 2024

Conversation

IveanEx
Copy link

@IveanEx IveanEx commented Aug 29, 2024

As the FPGA in the lab is attached with FT4232HL, the FPGA design is also modified to route JTAG+UART to external pin.

@IveanEx IveanEx merged commit 65bdf05 into main Aug 29, 2024
2 checks passed
@IveanEx IveanEx deleted the ydeng/fix_xdc branch August 29, 2024 18:19
Konste11ation pushed a commit that referenced this pull request Aug 31, 2024
* Update Vivado Scripts

* Bug Fix

* Bug Fix

* Update bd

* Update bd
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants