Update SW for FPGA Test #226
Triggered via pull request
February 10, 2025 13:27
Status
Success
Total duration
34m 51s
Artifacts
–
ci.yml
on: pull_request
Simulation with Verilator
34m 42s