[pull] master from chipsalliance:master #20
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
increase depth of SimpleHellaCacheIFReplayQ #3653
Co-processor reqs will generally be post-commit, from older instructions. Prioritizing these requests avoids deadlock cases.
Prioritize coprocessor FPU reqs over core FPU reqs
Non-V will not have misa.V set, but should still execute V
Support non-V, but with-vector implementations
vsets should trap when mstatus.VS is off
Support either rational direction for rocket rational CDCs
Fix: c.addi4spn with imm=0 and rd'!=0 should be reserved
VectorDecoder in FPU may need to check v_sew'
Fix DMCONTROLNxt naming
Update master with dev
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
See Commits and Changes for more details.
Created by
pull[bot] (v2.0.0-alpha.1)
Can you help keep this open source service alive? 💖 Please sponsor : )