-
Notifications
You must be signed in to change notification settings - Fork 4
/
Copy path16f72.h
852 lines (755 loc) · 25.4 KB
/
16f72.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
#define 16F72_H_INCLUDED
//
// Register Declarations for Microchip 16F72 Processor
//
//
// This header file was automatically generated by:
//
// inc2h.pl V4783
//
// Copyright (c) 2002, Kevin L. Pauba, All Rights Reserved
//
// SDCC is licensed under the GNU Public license (GPL) v2. Note that
// this license covers the code to the compiler and other executables,
// but explicitly does not cover any code or objects generated by sdcc.
// We have not yet decided on a license for the run time libraries, but
// it will not put any requirements on code linked against it. See:
//
// http://www.gnu.org/copyleft/gpl/html
//
// See http://sdcc.sourceforge.net/ for the latest information on sdcc.
//
//
#ifndef P16F72_H
#define P16F72_H
//
// Register addresses.
//
#define INDF_ADDR 0x0000
#define TMR0_ADDR 0x0001
#define PCL_ADDR 0x0002
#define STATUS_ADDR 0x0003
#define FSR_ADDR 0x0004
#define PORTA_ADDR 0x0005
#define PORTB_ADDR 0x0006
#define PORTC_ADDR 0x0007
#define PCLATH_ADDR 0x000A
#define INTCON_ADDR 0x000B
#define PIR1_ADDR 0x000C
#define TMR1L_ADDR 0x000E
#define TMR1H_ADDR 0x000F
#define T1CON_ADDR 0x0010
#define TMR2_ADDR 0x0011
#define T2CON_ADDR 0x0012
#define SSPBUF_ADDR 0x0013
#define SSPCON_ADDR 0x0014
#define CCPR1L_ADDR 0x0015
#define CCPR1H_ADDR 0x0016
#define CCP1CON_ADDR 0x0017
#define ADRES_ADDR 0x001E
#define ADCON0_ADDR 0x001F
#define OPTION_REG_ADDR 0x0081
#define TRISA_ADDR 0x0085
#define TRISB_ADDR 0x0086
#define TRISC_ADDR 0x0087
#define PIE1_ADDR 0x008C
#define PCON_ADDR 0x008E
#define PR2_ADDR 0x0092
#define SSPADD_ADDR 0x0093
#define SSPSTAT_ADDR 0x0094
#define ADCON1_ADDR 0x009F
#define PMDATL_ADDR 0x010C
#define PMADRL_ADDR 0x010D
#define PMDATH_ADDR 0x010E
#define PMADRH_ADDR 0x010F
#define PMCON1_ADDR 0x018C
//
// Memory organization.
//
// LIST
// P16F72.INC Standard Header File, Version 1.01 Microchip Technology, Inc.
// NOLIST
// This header file defines configurations, registers, and other useful bits of
// information for the PIC16F72 microcontroller. These names are taken to match
// the data sheets as closely as possible.
// Note that the processor must be selected before this file is
// included. The processor may be selected the following ways:
// 1. Command line switch:
// C:\ MPASM MYFILE.ASM /PIC16F72
// 2. LIST directive in the source file
// LIST P=PIC16F72
// 3. Processor Type entry in the MPASM full-screen interface
//==========================================================================
//
// Revision History
//
//==========================================================================
//Rev: Date: Reason:
//1.00 03/22/02 Initial Release
//==========================================================================
//
// Verify Processor
//
//==========================================================================
// IFNDEF __16F72
// MESSG "Processor-header file mismatch. Verify selected processor."
// ENDIF
//==========================================================================
//
// Register Definitions
//
//==========================================================================
#define W 0x0000
#define F 0x0001
//----- Register Files------------------------------------------------------
extern __sfr __at (INDF_ADDR) INDF;
extern __sfr __at (TMR0_ADDR) TMR0;
extern __sfr __at (PCL_ADDR) PCL;
extern __sfr __at (STATUS_ADDR) STATUS;
extern __sfr __at (FSR_ADDR) FSR;
extern __sfr __at (PORTA_ADDR) PORTA;
extern __sfr __at (PORTB_ADDR) PORTB;
extern __sfr __at (PORTC_ADDR) PORTC;
extern __sfr __at (PCLATH_ADDR) PCLATH;
extern __sfr __at (INTCON_ADDR) INTCON;
extern __sfr __at (PIR1_ADDR) PIR1;
extern __sfr __at (TMR1L_ADDR) TMR1L;
extern __sfr __at (TMR1H_ADDR) TMR1H;
extern __sfr __at (T1CON_ADDR) T1CON;
extern __sfr __at (TMR2_ADDR) TMR2;
extern __sfr __at (T2CON_ADDR) T2CON;
extern __sfr __at (SSPBUF_ADDR) SSPBUF;
extern __sfr __at (SSPCON_ADDR) SSPCON;
extern __sfr __at (CCPR1L_ADDR) CCPR1L;
extern __sfr __at (CCPR1H_ADDR) CCPR1H;
extern __sfr __at (CCP1CON_ADDR) CCP1CON;
extern __sfr __at (ADRES_ADDR) ADRES;
extern __sfr __at (ADCON0_ADDR) ADCON0;
extern __sfr __at (OPTION_REG_ADDR) OPTION_REG;
extern __sfr __at (TRISA_ADDR) TRISA;
extern __sfr __at (TRISB_ADDR) TRISB;
extern __sfr __at (TRISC_ADDR) TRISC;
extern __sfr __at (PIE1_ADDR) PIE1;
extern __sfr __at (PCON_ADDR) PCON;
extern __sfr __at (PR2_ADDR) PR2;
extern __sfr __at (SSPADD_ADDR) SSPADD;
extern __sfr __at (SSPSTAT_ADDR) SSPSTAT;
extern __sfr __at (ADCON1_ADDR) ADCON1;
extern __sfr __at (PMDATL_ADDR) PMDATL;
extern __sfr __at (PMADRL_ADDR) PMADRL;
extern __sfr __at (PMDATH_ADDR) PMDATH;
extern __sfr __at (PMADRH_ADDR) PMADRH;
extern __sfr __at (PMCON1_ADDR) PMCON1;
//----- STATUS Bits --------------------------------------------------------
//----- INTCON Bits --------------------------------------------------------
//----- PIR1 Bits ----------------------------------------------------------
//----- T1CON Bits ---------------------------------------------------------
//----- T2CON Bits ---------------------------------------------------------
//----- SSPCON Bits --------------------------------------------------------
//----- CCP1CON Bits -------------------------------------------------------
//----- ADCON0 Bits --------------------------------------------------------
//----- OPTION Bits --------------------------------------------------------
//----- PIE1 Bits ----------------------------------------------------------
//----- PCON Bits ----------------------------------------------------------
//----- SSPSTAT Bits -------------------------------------------------------
//----- ADCON1 Bits --------------------------------------------------------
//----- PMCON1 Bits --------------------------------------------------------
//==========================================================================
//
// RAM Definition
//
//==========================================================================
// __MAXRAM H'1FF'
// __BADRAM H'08'-H'09', H'0D', H'18'-H'1D'
// __BADRAM H'88'-H'89', H'8D', H'8F'-H'91', H'95'-H'9E'
// __BADRAM H'105', H'107'-H'109', H'110'-H'11F'
// __BADRAM H'185', H'187'-H'189', H'18D'-H'19F'
//==========================================================================
//
// Configuration Bits
//
//==========================================================================
#define _BOREN_ON 0x3FFF
#define _BODEN_ON 0x3FFF // Backward compatibility only
#define _BOREN_OFF 0x3FBF
#define _BODEN_OFF 0x3FBF // Backward compatibility only
#define _CP_ALL 0x3FEF
#define _CP_OFF 0x3FFF
#define _PWRTEN_OFF 0x3FFF
#define _PWRTE_OFF 0x3FFF // Backward compatibility only
#define _PWRTEN_ON 0x3FF7
#define _PWRTE_ON 0x3FF7 // Backward compatibility only
#define _WDTEN_ON 0x3FFF
#define _WDTEN_OFF 0x3FFB
#define _WDT_ON 0x3FFF // Backward compatibility only
#define _WDT_OFF 0x3FFB // Backward compatibility only
#define _LP_OSC 0x3FFC
#define _XT_OSC 0x3FFD
#define _HS_OSC 0x3FFE
#define _RC_OSC 0x3FFF
// LIST
// ----- ADCON0 bits --------------------
typedef union {
struct {
unsigned char ADON:1;
unsigned char :1;
unsigned char GO:1;
unsigned char CHS0:1;
unsigned char CHS1:1;
unsigned char CHS2:1;
unsigned char ADCS0:1;
unsigned char ADCS1:1;
};
struct {
unsigned char :1;
unsigned char :1;
unsigned char NOT_DONE:1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
};
struct {
unsigned char :1;
unsigned char :1;
unsigned char GO_DONE:1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
};
} __ADCON0_bits_t;
extern volatile __ADCON0_bits_t __at(ADCON0_ADDR) ADCON0_bits;
#ifndef NO_BIT_DEFINES
#define ADON ADCON0_bits.ADON
#define GO ADCON0_bits.GO
#define NOT_DONE ADCON0_bits.NOT_DONE
#define GO_DONE ADCON0_bits.GO_DONE
#define CHS0 ADCON0_bits.CHS0
#define CHS1 ADCON0_bits.CHS1
#define CHS2 ADCON0_bits.CHS2
#define ADCS0 ADCON0_bits.ADCS0
#define ADCS1 ADCON0_bits.ADCS1
#endif /* NO_BIT_DEFINES */
// ----- ADCON1 bits --------------------
typedef union {
struct {
unsigned char PCFG0:1;
unsigned char PCFG1:1;
unsigned char PCFG2:1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
};
} __ADCON1_bits_t;
extern volatile __ADCON1_bits_t __at(ADCON1_ADDR) ADCON1_bits;
#ifndef NO_BIT_DEFINES
#define PCFG0 ADCON1_bits.PCFG0
#define PCFG1 ADCON1_bits.PCFG1
#define PCFG2 ADCON1_bits.PCFG2
#endif /* NO_BIT_DEFINES */
// ----- CCP1CON bits --------------------
typedef union {
struct {
unsigned char CCP1M0:1;
unsigned char CCP1M1:1;
unsigned char CCP1M2:1;
unsigned char CCP1M3:1;
unsigned char CCP1Y:1;
unsigned char CCP1X:1;
unsigned char :1;
unsigned char :1;
};
} __CCP1CON_bits_t;
extern volatile __CCP1CON_bits_t __at(CCP1CON_ADDR) CCP1CON_bits;
#ifndef NO_BIT_DEFINES
#define CCP1M0 CCP1CON_bits.CCP1M0
#define CCP1M1 CCP1CON_bits.CCP1M1
#define CCP1M2 CCP1CON_bits.CCP1M2
#define CCP1M3 CCP1CON_bits.CCP1M3
#define CCP1Y CCP1CON_bits.CCP1Y
#define CCP1X CCP1CON_bits.CCP1X
#endif /* NO_BIT_DEFINES */
// ----- INTCON bits --------------------
typedef union {
struct {
unsigned char RBIF:1;
unsigned char INTF:1;
unsigned char TMR0IF:1;
unsigned char RBIE:1;
unsigned char INTE:1;
unsigned char TMR0IE:1;
unsigned char PEIE:1;
unsigned char GIE:1;
};
struct {
unsigned char :1;
unsigned char :1;
unsigned char T0IF:1;
unsigned char :1;
unsigned char :1;
unsigned char T0IE:1;
unsigned char :1;
unsigned char :1;
};
} __INTCON_bits_t;
extern volatile __INTCON_bits_t __at(INTCON_ADDR) INTCON_bits;
#ifndef NO_BIT_DEFINES
#define RBIF INTCON_bits.RBIF
#define INTF INTCON_bits.INTF
#define TMR0IF INTCON_bits.TMR0IF
#define T0IF INTCON_bits.T0IF
#define RBIE INTCON_bits.RBIE
#define INTE INTCON_bits.INTE
#define TMR0IE INTCON_bits.TMR0IE
#define T0IE INTCON_bits.T0IE
#define PEIE INTCON_bits.PEIE
#define GIE INTCON_bits.GIE
#endif /* NO_BIT_DEFINES */
// ----- OPTION_REG bits --------------------
typedef union {
struct {
unsigned char PS0:1;
unsigned char PS1:1;
unsigned char PS2:1;
unsigned char PSA:1;
unsigned char T0SE:1;
unsigned char T0CS:1;
unsigned char INTEDG:1;
unsigned char NOT_RBPU:1;
};
} __OPTION_REG_bits_t;
extern volatile __OPTION_REG_bits_t __at(OPTION_REG_ADDR) OPTION_REG_bits;
#ifndef NO_BIT_DEFINES
#define PS0 OPTION_REG_bits.PS0
#define PS1 OPTION_REG_bits.PS1
#define PS2 OPTION_REG_bits.PS2
#define PSA OPTION_REG_bits.PSA
#define T0SE OPTION_REG_bits.T0SE
#define T0CS OPTION_REG_bits.T0CS
#define INTEDG OPTION_REG_bits.INTEDG
#define NOT_RBPU OPTION_REG_bits.NOT_RBPU
#endif /* NO_BIT_DEFINES */
// ----- PCON bits --------------------
typedef union {
struct {
unsigned char NOT_BO:1;
unsigned char NOT_POR:1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
};
struct {
unsigned char NOT_BOR:1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
};
} __PCON_bits_t;
extern volatile __PCON_bits_t __at(PCON_ADDR) PCON_bits;
#ifndef NO_BIT_DEFINES
#define NOT_BO PCON_bits.NOT_BO
#define NOT_BOR PCON_bits.NOT_BOR
#define NOT_POR PCON_bits.NOT_POR
#endif /* NO_BIT_DEFINES */
// ----- PIE1 bits --------------------
typedef union {
struct {
unsigned char TMR1IE:1;
unsigned char TMR2IE:1;
unsigned char CCP1IE:1;
unsigned char SSPIE:1;
unsigned char :1;
unsigned char :1;
unsigned char ADIE:1;
unsigned char :1;
};
} __PIE1_bits_t;
extern volatile __PIE1_bits_t __at(PIE1_ADDR) PIE1_bits;
#ifndef NO_BIT_DEFINES
#define TMR1IE PIE1_bits.TMR1IE
#define TMR2IE PIE1_bits.TMR2IE
#define CCP1IE PIE1_bits.CCP1IE
#define SSPIE PIE1_bits.SSPIE
#define ADIE PIE1_bits.ADIE
#endif /* NO_BIT_DEFINES */
// ----- PIR1 bits --------------------
typedef union {
struct {
unsigned char TMR1IF:1;
unsigned char TMR2IF:1;
unsigned char CCP1IF:1;
unsigned char SSPIF:1;
unsigned char :1;
unsigned char :1;
unsigned char ADIF:1;
unsigned char :1;
};
} __PIR1_bits_t;
extern volatile __PIR1_bits_t __at(PIR1_ADDR) PIR1_bits;
#ifndef NO_BIT_DEFINES
#define TMR1IF PIR1_bits.TMR1IF
#define TMR2IF PIR1_bits.TMR2IF
#define CCP1IF PIR1_bits.CCP1IF
#define SSPIF PIR1_bits.SSPIF
#define ADIF PIR1_bits.ADIF
#endif /* NO_BIT_DEFINES */
// ----- PMCON1 bits --------------------
typedef union {
struct {
unsigned char RD:1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
};
} __PMCON1_bits_t;
extern volatile __PMCON1_bits_t __at(PMCON1_ADDR) PMCON1_bits;
#ifndef NO_BIT_DEFINES
#define RD PMCON1_bits.RD
#endif /* NO_BIT_DEFINES */
// ----- PORTA bits --------------------
typedef union {
struct {
unsigned char RA0:1;
unsigned char RA1:1;
unsigned char RA2:1;
unsigned char RA3:1;
unsigned char RA4:1;
unsigned char RA5:1;
unsigned char :1;
unsigned char :1;
};
} __PORTA_bits_t;
extern volatile __PORTA_bits_t __at(PORTA_ADDR) PORTA_bits;
#ifndef NO_BIT_DEFINES
#define RA0 PORTA_bits.RA0
#define RA1 PORTA_bits.RA1
#define RA2 PORTA_bits.RA2
#define RA3 PORTA_bits.RA3
#define RA4 PORTA_bits.RA4
#define RA5 PORTA_bits.RA5
#endif /* NO_BIT_DEFINES */
// ----- PORTB bits --------------------
typedef union {
struct {
unsigned char RB0:1;
unsigned char RB1:1;
unsigned char RB2:1;
unsigned char RB3:1;
unsigned char RB4:1;
unsigned char RB5:1;
unsigned char RB6:1;
unsigned char RB7:1;
};
} __PORTB_bits_t;
extern volatile __PORTB_bits_t __at(PORTB_ADDR) PORTB_bits;
#ifndef NO_BIT_DEFINES
#define RB0 PORTB_bits.RB0
#define RB1 PORTB_bits.RB1
#define RB2 PORTB_bits.RB2
#define RB3 PORTB_bits.RB3
#define RB4 PORTB_bits.RB4
#define RB5 PORTB_bits.RB5
#define RB6 PORTB_bits.RB6
#define RB7 PORTB_bits.RB7
#endif /* NO_BIT_DEFINES */
// ----- PORTC bits --------------------
typedef union {
struct {
unsigned char RC0:1;
unsigned char RC1:1;
unsigned char RC2:1;
unsigned char RC3:1;
unsigned char RC4:1;
unsigned char RC5:1;
unsigned char RC6:1;
unsigned char RC7:1;
};
} __PORTC_bits_t;
extern volatile __PORTC_bits_t __at(PORTC_ADDR) PORTC_bits;
#ifndef NO_BIT_DEFINES
#define RC0 PORTC_bits.RC0
#define RC1 PORTC_bits.RC1
#define RC2 PORTC_bits.RC2
#define RC3 PORTC_bits.RC3
#define RC4 PORTC_bits.RC4
#define RC5 PORTC_bits.RC5
#define RC6 PORTC_bits.RC6
#define RC7 PORTC_bits.RC7
#endif /* NO_BIT_DEFINES */
// ----- SSPCON bits --------------------
typedef union {
struct {
unsigned char SSPM0:1;
unsigned char SSPM1:1;
unsigned char SSPM2:1;
unsigned char SSPM3:1;
unsigned char CKP:1;
unsigned char SSPEN:1;
unsigned char SSPOV:1;
unsigned char WCOL:1;
};
} __SSPCON_bits_t;
extern volatile __SSPCON_bits_t __at(SSPCON_ADDR) SSPCON_bits;
#ifndef NO_BIT_DEFINES
#define SSPM0 SSPCON_bits.SSPM0
#define SSPM1 SSPCON_bits.SSPM1
#define SSPM2 SSPCON_bits.SSPM2
#define SSPM3 SSPCON_bits.SSPM3
#define CKP SSPCON_bits.CKP
#define SSPEN SSPCON_bits.SSPEN
#define SSPOV SSPCON_bits.SSPOV
#define WCOL SSPCON_bits.WCOL
#endif /* NO_BIT_DEFINES */
// ----- SSPSTAT bits --------------------
typedef union {
struct {
unsigned char BF:1;
unsigned char UA:1;
unsigned char R:1;
unsigned char S:1;
unsigned char P:1;
unsigned char D:1;
unsigned char CKE:1;
unsigned char SMP:1;
};
struct {
unsigned char :1;
unsigned char :1;
unsigned char I2C_READ:1;
unsigned char I2C_START:1;
unsigned char I2C_STOP:1;
unsigned char I2C_DATA:1;
unsigned char :1;
unsigned char :1;
};
struct {
unsigned char :1;
unsigned char :1;
unsigned char NOT_W:1;
unsigned char :1;
unsigned char :1;
unsigned char NOT_A:1;
unsigned char :1;
unsigned char :1;
};
struct {
unsigned char :1;
unsigned char :1;
unsigned char NOT_WRITE:1;
unsigned char :1;
unsigned char :1;
unsigned char NOT_ADDRESS:1;
unsigned char :1;
unsigned char :1;
};
struct {
unsigned char :1;
unsigned char :1;
unsigned char R_W:1;
unsigned char :1;
unsigned char :1;
unsigned char D_A:1;
unsigned char :1;
unsigned char :1;
};
struct {
unsigned char :1;
unsigned char :1;
unsigned char READ_WRITE:1;
unsigned char :1;
unsigned char :1;
unsigned char DATA_ADDRESS:1;
unsigned char :1;
unsigned char :1;
};
} __SSPSTAT_bits_t;
extern volatile __SSPSTAT_bits_t __at(SSPSTAT_ADDR) SSPSTAT_bits;
#ifndef NO_BIT_DEFINES
#define BF SSPSTAT_bits.BF
#define UA SSPSTAT_bits.UA
#define R SSPSTAT_bits.R
#define I2C_READ SSPSTAT_bits.I2C_READ
#define NOT_W SSPSTAT_bits.NOT_W
#define NOT_WRITE SSPSTAT_bits.NOT_WRITE
#define R_W SSPSTAT_bits.R_W
#define READ_WRITE SSPSTAT_bits.READ_WRITE
#define S SSPSTAT_bits.S
#define I2C_START SSPSTAT_bits.I2C_START
#define P SSPSTAT_bits.P
#define I2C_STOP SSPSTAT_bits.I2C_STOP
#define D SSPSTAT_bits.D
#define I2C_DATA SSPSTAT_bits.I2C_DATA
#define NOT_A SSPSTAT_bits.NOT_A
#define NOT_ADDRESS SSPSTAT_bits.NOT_ADDRESS
#define D_A SSPSTAT_bits.D_A
#define DATA_ADDRESS SSPSTAT_bits.DATA_ADDRESS
#define CKE SSPSTAT_bits.CKE
#define SMP SSPSTAT_bits.SMP
#endif /* NO_BIT_DEFINES */
// ----- STATUS bits --------------------
typedef union {
struct {
unsigned char C:1;
unsigned char DC:1;
unsigned char Z:1;
unsigned char NOT_PD:1;
unsigned char NOT_TO:1;
unsigned char RP0:1;
unsigned char RP1:1;
unsigned char IRP:1;
};
} __STATUS_bits_t;
extern volatile __STATUS_bits_t __at(STATUS_ADDR) STATUS_bits;
#ifndef NO_BIT_DEFINES
#define C STATUS_bits.C
#define DC STATUS_bits.DC
#define Z STATUS_bits.Z
#define NOT_PD STATUS_bits.NOT_PD
#define NOT_TO STATUS_bits.NOT_TO
#define RP0 STATUS_bits.RP0
#define RP1 STATUS_bits.RP1
#define IRP STATUS_bits.IRP
#endif /* NO_BIT_DEFINES */
// ----- T1CON bits --------------------
typedef union {
struct {
unsigned char TMR1ON:1;
unsigned char TMR1CS:1;
unsigned char NOT_T1SYNC:1;
unsigned char T1OSCEN:1;
unsigned char T1CKPS0:1;
unsigned char T1CKPS1:1;
unsigned char :1;
unsigned char :1;
};
struct {
unsigned char :1;
unsigned char :1;
unsigned char T1INSYNC:1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
unsigned char :1;
};
} __T1CON_bits_t;
extern volatile __T1CON_bits_t __at(T1CON_ADDR) T1CON_bits;
#ifndef NO_BIT_DEFINES
#define TMR1ON T1CON_bits.TMR1ON
#define TMR1CS T1CON_bits.TMR1CS
#define NOT_T1SYNC T1CON_bits.NOT_T1SYNC
#define T1INSYNC T1CON_bits.T1INSYNC
#define T1OSCEN T1CON_bits.T1OSCEN
#define T1CKPS0 T1CON_bits.T1CKPS0
#define T1CKPS1 T1CON_bits.T1CKPS1
#endif /* NO_BIT_DEFINES */
// ----- T2CON bits --------------------
typedef union {
struct {
unsigned char T2CKPS0:1;
unsigned char T2CKPS1:1;
unsigned char TMR2ON:1;
unsigned char TOUTPS0:1;
unsigned char TOUTPS1:1;
unsigned char TOUTPS2:1;
unsigned char TOUTPS3:1;
unsigned char :1;
};
} __T2CON_bits_t;
extern volatile __T2CON_bits_t __at(T2CON_ADDR) T2CON_bits;
#ifndef NO_BIT_DEFINES
#define T2CKPS0 T2CON_bits.T2CKPS0
#define T2CKPS1 T2CON_bits.T2CKPS1
#define TMR2ON T2CON_bits.TMR2ON
#define TOUTPS0 T2CON_bits.TOUTPS0
#define TOUTPS1 T2CON_bits.TOUTPS1
#define TOUTPS2 T2CON_bits.TOUTPS2
#define TOUTPS3 T2CON_bits.TOUTPS3
#endif /* NO_BIT_DEFINES */
// ----- TRISA bits --------------------
typedef union {
struct {
unsigned char TRISA0:1;
unsigned char TRISA1:1;
unsigned char TRISA2:1;
unsigned char TRISA3:1;
unsigned char TRISA4:1;
unsigned char TRISA5:1;
unsigned char :1;
unsigned char :1;
};
} __TRISA_bits_t;
extern volatile __TRISA_bits_t __at(TRISA_ADDR) TRISA_bits;
#ifndef NO_BIT_DEFINES
#define TRISA0 TRISA_bits.TRISA0
#define TRISA1 TRISA_bits.TRISA1
#define TRISA2 TRISA_bits.TRISA2
#define TRISA3 TRISA_bits.TRISA3
#define TRISA4 TRISA_bits.TRISA4
#define TRISA5 TRISA_bits.TRISA5
#endif /* NO_BIT_DEFINES */
// ----- TRISB bits --------------------
typedef union {
struct {
unsigned char TRISB0:1;
unsigned char TRISB1:1;
unsigned char TRISB2:1;
unsigned char TRISB3:1;
unsigned char TRISB4:1;
unsigned char TRISB5:1;
unsigned char TRISB6:1;
unsigned char TRISB7:1;
};
} __TRISB_bits_t;
extern volatile __TRISB_bits_t __at(TRISB_ADDR) TRISB_bits;
#ifndef NO_BIT_DEFINES
#define TRISB0 TRISB_bits.TRISB0
#define TRISB1 TRISB_bits.TRISB1
#define TRISB2 TRISB_bits.TRISB2
#define TRISB3 TRISB_bits.TRISB3
#define TRISB4 TRISB_bits.TRISB4
#define TRISB5 TRISB_bits.TRISB5
#define TRISB6 TRISB_bits.TRISB6
#define TRISB7 TRISB_bits.TRISB7
#endif /* NO_BIT_DEFINES */
// ----- TRISC bits --------------------
typedef union {
struct {
unsigned char TRISC0:1;
unsigned char TRISC1:1;
unsigned char TRISC2:1;
unsigned char TRISC3:1;
unsigned char TRISC4:1;
unsigned char TRISC5:1;
unsigned char TRISC6:1;
unsigned char TRISC7:1;
};
} __TRISC_bits_t;
extern volatile __TRISC_bits_t __at(TRISC_ADDR) TRISC_bits;
#ifndef NO_BIT_DEFINES
#define TRISC0 TRISC_bits.TRISC0
#define TRISC1 TRISC_bits.TRISC1
#define TRISC2 TRISC_bits.TRISC2
#define TRISC3 TRISC_bits.TRISC3
#define TRISC4 TRISC_bits.TRISC4
#define TRISC5 TRISC_bits.TRISC5
#define TRISC6 TRISC_bits.TRISC6
#define TRISC7 TRISC_bits.TRISC7
#endif /* NO_BIT_DEFINES */
#endif // 16F72_H_INCLUDED