issues Search Results · repo:no2fpga/no2bootloader language:Verilog
Filter by
5 results
(48 ms)5 results
inno2fpga/no2bootloader (press backspace or delete to remove)Is it possible to port bootloader to ICE5LP4K FPGA, main problem is that this chip does not have SPRAM at all, then
question is will the RISC-V run on BRAM, will it fit?
krzysztofgawrys
- 1
- Opened on Mar 8, 2024
- #16
I had luck with riscv-none-elf though, which replaced it. Work-around(s) follows:
- Used XPM to install https://github.com/xpack-dev-tools/riscv-none-elf-gcc-xpack (following current instructions
...
RGD2
- Opened on May 16, 2023
- #14
I am attempting to port this bootloader to the Ulx3s Ecp5 device and then to the new Ulx4m device, which has more need
of a dfu bootloader.
I believe you had some discussion with Goran Mahovlic of Radiona ...
lawrie
- 29
- Opened on Sep 30, 2021
- #12
Is there a way to change the clock freq of the bootloader for the icebreaker bitsy? The original design has a 12Mhz
Clock built in, my custom design uses a 40Mhz Clock. Does this influence the USB bootloader ...
jakobstoeckl
- 10
- Opened on Aug 25, 2021
- #11
turbo@core:~/fpga/bootloader/no2bootloader/gateware/ice40-stub$ make BOARD=bitsy-v1 bootloader Makefile:33:
../build/project-rules.mk: No such file or directory make: *** No rule to make target ../build/project-rules.mk ...
jakobstoeckl
- 5
- Opened on Jul 25, 2021
- #10

Learn how you can use GitHub Issues to plan and track your work.
Save views for sprints, backlogs, teams, or releases. Rank, sort, and filter issues to suit the occasion. The possibilities are endless.Learn more about GitHub IssuesProTip!
Restrict your search to the title by using the in:title qualifier.
Learn how you can use GitHub Issues to plan and track your work.
Save views for sprints, backlogs, teams, or releases. Rank, sort, and filter issues to suit the occasion. The possibilities are endless.Learn more about GitHub IssuesProTip!
Press the /
key to activate the search input again and adjust your query.