New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Throw an exception when bit-slice gets the argument in the wrong order (i.e. low/upper bound) #68

Open

dgrnbrg opened this issue May 11, 2013 · 0 comments

Owner

dgrnbrg commented May 11, 2013

Piplin is opposite of verilog is opposite of python...this can be less confusing with a good exception.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment