Skip to content

Latest commit

 

History

History
39 lines (22 loc) · 946 Bytes

CHANGELOG.md

File metadata and controls

39 lines (22 loc) · 946 Bytes

Changelog

0.4.0

Breaking Changes

  • Update memory_addr to 0.3.0, which is not backward compatible with 0.2.0.

0.3.3

  • Support the use of page_table_entry at the ARM EL2 privilege level (via the arm-el2 feature).

0.3.2

  • Fix the Rust documentation for TlbFlush and TlbFlushAll.

0.3.1

  • Allow generic virtual address types in PageTable64.

0.3.0

New Features

  • Allow users to control the TLB flush behavior.
    • Return structures TlbFlush/TlbFlushAll after mapping change (e.g., call PageTable64::map).
    • Add a parameter flush_tlb_by_page to map_region/unmap_region/protect_region in PageTable64.

0.2.0

New Features

  • No longer collect intermediate tables into a Vec, walk the page table and deallocate them on drop.
  • Replace the update method of PageTable64 with remap and protect, also add protect_region and copy_from.

0.1.0

Initial release.