



Bridge of Life  
Education

# Full Stack IC (fsic) Designer Development

3<sup>rd</sup> meeting, 3/6/2023

Jiin Lai

# Agenda

1. Caravel Block Diagram & Interface
2. Caravel Documents & Study Topics
3. Caravel SOC Test-bench and Firmware - Kevin
4. Q & A

# Poll

- iverilog/gtkwave/vtags installation and running ?
  - <https://github.com/bol-edu/caravel-soc>
- Try to verify gcd example ?
  - <https://github.com/bol-edu/caravel-lab/blob/main/README.md#1-custom-rtl-design>
- Verilog Introduction document ?
  - Berkeley EE151 Verilog:  
[https://drive.google.com/drive/folders/1QnqOhnsTvAckKUsZwyz48KgyCQVNwdAy?usp=share link](https://drive.google.com/drive/folders/1QnqOhnsTvAckKUsZwyz48KgyCQVNwdAy?usp=share_link)
  - NTU CVSD Verilog [https://drive.google.com/drive/folders/1AGHvs2fLISm-4GthBTgfLKU6qJQVt8qA?usp=share link](https://drive.google.com/drive/folders/1AGHvs2fLISm-4GthBTgfLKU6qJQVt8qA?usp=share_link)

# Verilog Coding Style

- Verilog Coding Style:

<http://www.ee.ncu.edu.tw/~jfli/vlsidi/lecture/VerilogCoding-2009.pdf>



- Verilog Naming Rule

<https://github.com/lowRISC/style-guides/blob/master/VerilogCodingStyle.md>



Condensed version: <https://github.com/lowRISC/style-guides/blob/master/VerilogCodingStyle.md#appendix---condensed-style-guide>

# Caravel Block Diagram & Interface

# Caravel Block Diagram




Caravel open frame pinout  
Management core wrapper




All signals connect to the housekeeping subsystem unless otherwise specified.  
Internal block names shown in boldface are for the **caravel-pico** implementation.

Caravel open frame pinout  
User project wrapper



Caravel open frame pinout  
Housekeeping subsystem



All signals connect to the management SoC wrapper unless otherwise specified.

# Caravel SOC Documents

- Caravel Datasheet:
  - [https://raw.githubusercontent.com/milovanovic/caravel\\_spectrometer/master/doc/caravel\\_datasheet.pdf](https://raw.githubusercontent.com/milovanovic/caravel_spectrometer/master/doc/caravel_datasheet.pdf)
- Document Github:
  - <https://github.com/efabless/caravel/tree/main/docs>

[caravel](#) / [docs](#) / [rst](#) /

 ECO.rst  
 caravel\_vs\_caravan.rst  
 clamp\_list.rst  
 digital\_locked\_loop.rst  
 gpio.rst  
 gpio\_configuration.rst  
 management\_protect.rst  
 memory\_map.rst  
 power\_control.rst

[caravel](#) / [docs](#) / [pdf](#) /

 caravel\_block\_diagram.pdf  
 caravel\_clocking.pdf  
 caravel\_floorplan.pdf  
 counter\_timer\_function.pdf  
 gpio\_function.pdf  
 housekeeping\_function.pdf  
 irq\_function.pdf  
 memory\_map.pdf  
 monitor\_function.pdf  
 openframe\_pinout.pdf  
 qspi\_function.pdf  
 spi\_master\_function.pdf  
 uart\_function.pdf

# Caravel SOC Design Study Topics

- Top level: - caravel
  - Clocking
  - Digital\_locked\_loop
  - Management\_protect
  - Power\_control
  - IO pads
  - Clamp
- Memory map: memory\_map.pdf - caravel
- HouseKeeping - caravel-ip
  - Housekeeping\_function
  - qspi,
  - spi,
  - uart,
  - irq,
  - debugging,
  - mprj io
  - Counter timer
  - Monitor\_function
- Management Core - caravel-ip
  - Wishbone bus
  - Logic analyzer, storage

ECO.rst	caravel_block_diagram.pdf
caravel_vs_caravan.rst	caravel_clocking.pdf
clamp_list.rst	caravel_floorplan.pdf
digital_locked_loop.rst	counter_timer_function.pdf
gpio.rst	gpio_function.pdf
gpio_configuration.rst	housekeeping_function.pdf
management_protect.rst	irq_function.pdf
memory_map.rst	memory_map.pdf
power_control.rst	monitor_function.pdf
	openframe_pinout.pdf
	qspi_function.pdf
	spi_master_function.pdf
	uart_function.pdf

# Suggested Study Method

- Study document (Caravel), device specification, e.g. uart, spi, flash ...
- Study related rtl code
- Develop test vector (riscv code / test-bench ) & run simulation
- Cross-reference among: document, verilog code, simulation waveform

Presentation in the following two weeks



Bridge of Life  
Education

# Caravel SoC Testbench and Firmware

2023/03/06

# Next

- Study System Operation Paths
- Develop an FIR to exercise
  - FIR axis, axim interface
  - FIR data input by Wishbone, LA, GPIO
  - Develop RISC-V code, Verilog test-bench (Streaming)