Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Disable parallel build of Verilog-A modules #575

Merged
merged 1 commit into from
Oct 30, 2016

Conversation

guitorri
Copy link
Member

Parallel runs of admsXml can create a race to write the header files.

See: https://github.com/Qucs/qucs/issues/545

Parallel runs of admsXml can create a race to write the header files.

See: https://github.com/Qucs/qucs/issues/545
@guitorri guitorri added this to the 0.0.19 milestone Oct 30, 2016
@felix-salfelder felix-salfelder merged commit 1c4811c into Qucs:release-0.0.19 Oct 30, 2016
@guitorri guitorri deleted the verilog-notparallel branch February 15, 2020 21:25
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants