Chandy, J.A., Kim, S., Ramkumar, B., Parkes, S. and Banerjee, P., 1997. An evaluation of parallel simulated annealing strategies with application to standard cell placement. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 16(4), pp.398-410. [ www ]
Roussel-Ragot, P. and Dreyfus, G., 1990. A problem independent parallel implementation of simulated annealing: Models and experiments. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 9(8), pp.827-835. [ www ]
Casotto, A., Romeo, F. and Sangiovanni-Vincentelli, A., 1987. A parallel simulated annealing algorithm for the placement of macro-cells. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 6(5), pp.838-847. [ www ]
Kravitz, S.A. and Rutenbar, R.A., 1987. Placement by simulated annealing on a multiprocessor. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 6(4), pp.534-549. [ www ]
Siarry, P., Bergonzi, L.U.D.O.V.I.C. and Dreyfus, G., 1987. Thermodynamic optimization of block placement. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 6(2), pp.211-221. [ www ]